

# TUBF1510 Product Brief

### 1. Description

The TBUF1510 is an excellent clock buffer chip. It supports 1.5GHz frequency and 10 outputs with ultra-low delay and jitter. It is mainly used in applications such as low jitter, high-frequency clock / data distribution and level conversion.

The buffer can support input from 3 modes clock sources, such as single-ended clock or differential clock or crystal source.

The TBUF1510 can be allocated to two output groups A and B and one LVCMOS output.

Each channel output of A and B banks can be independently programmed to LVPECL, LVDS, HCSL or HIZ mode. The LVCMOS clock output is synchronized with the selected clock and can be enabled or disabled.


The TBUF1510 supports flexible voltage range. Both core voltage and IO voltage support 2.5V or 3.3V power supply.

## 2. Applications

- IT infrastructure (servers, storages)
- 5g communication
- Network system, including switches and routers
- Automotive electronics

### 3. Features

- Two inputs support including Single-Ended, Differential and Crystal
- 10 outputs support three modes including LVDS, LVPECL and HCSL
- Up to 1.5GHz Output Frequency for Differential Outputs
- Up to 200MHz Reference Output for LVCMOS
- Ultra-low Measured Jitter (typ < 70fs</li>
   Differential 100MHz )
- Low Delay from inputs to outputs channel
   ( typ < 1.5ns )</li>
- Low Skew between outputs within different banks (typ<30ps)</li>
- Flexible independent supply voltage of 3.3V/2.5V
- Lead-Free & Fully RoHS Compliant
- Industrial Temperature Support ( -40 $^{\circ}$ C ~ 85 $^{\circ}$ C )
- Environment-friendly without Halogen and Antimony
- 48-pin, 7mm x 7mm QFN package



**Figure 1 Functional Diagram** 

# 4. Pin Assignments

### 4.1 TBUF1510 QFN48




Figure 2 Pin Assignment Diagram



# 4.2 Pin Descriptions

#### **Table 1 Pin Descriptions**

Pin#	Pin Name	Туре	Description
1, 2	CLKOUT_A0+	Output	Differential clock output P/N of BANK A Channel 0.
	CLKOUT_A0-		Can be configured by OUT_MODE_A pins.
3, 4	CLKOUT_A1+	Output	Differential clock output P/N of BANK A Channel 1.
	CLKOUT_A1-		Can be configured by OUT_MODE_A pins
5, 8, 29, 32, 45	VDD_IO	Power	Power supply pins for Output buffers.
6, 7	CLKOUT_A2+	Output	Differential clock output P/N of BANK A Channel 2.
	CLKOUT_A2-		Can be configured by OUT_MODE_A pins
9, 10	CLKOUT_A3+	Output	Differential clock output P/N of BANK A Channel 3.
	CLKOUT_A3-		Can be configured by OUT_MODE_A pins
11, 12	CLKOUT_A4+	Output	Differential clock output P/N of BANK A Channel 4.
	CLKOUT_A4-		Can be configured by OUT_MODE_A pins
13, 18, 24, 37, 43, 48	GND	Power	Ground pins.
14	OUT_MODE_A0	Input	Pulldown.
47	OUT_MODE_A1	Input	Bank A output buffer type selection pins. View Table 3 for details.
15, 42	VDD_CORE	Power	Power supply pins for core.
16	XTAL_IN	Input	Input pin for crystal supporting single ended input
17	XTAL_OUT	Output	Output pin for crystal. Leave XTAL_out OPEN if XTAL_in is driven by a single- ended clock.
19, 22	IN_SEL	Input	Pulldown. Clock input selections pins. View Table 2 for details.
20	CLKIN_0+	Input	Universal clock input 0, built_in deviation to 0.33VDD_CORE
21	CLKIN_0-	Input	Pullup/Pulldown.  Reverse reference input 0, built_in deviation to 0.42VDD_CORE
23	OUT_MODE_B0	Input	Pulldown.
39	OUT_MODE_B1	Input	Bank B output buffer type selection pins. View Table 4 for details.
26, 25	CLKOUT_B4+	Output Output Output	Differential clock output P/N of BANK B Channel 4.
	CLKOUT_B4-		Can be configured by OUT_MODE_B pins.
28, 27	CLKOUT_B3+ CLKOUT_B3-		Differential clock output P/N of BANK B Channel 3.  Can be configured by OUT_MODE_B pins.
	CLKOUT_B2+		Differential clock output P/N of BANK B Channel 2.
31, 30	CLKOUT_B2-		Can be configured by OUT_MODE_B pins.
	CLKOUT_B1+	Output	Differential clock output P/N of BANK B Channel 1.
34, 33	CLKOUT_B1-		Can be configured by OUT_MODE_B pins.
36, 35	CLKOUT_B0+	O. 14m - 14	Differential clock output P/N of BANK B Channel 0.
	CLKOUT_B0-	Output	Can be configured by OUT_MODE_B pins.
38	NC	_	No-connected.
40	CLKIN_1-	Input	Pullup/Pulldown.
			Reverse reference input 0, built_in deviation to 0.42VDD_CORE



41	CLKIN_1+	Input	Pulldown
			Reverse reference input 0, built_in deviation to 0.33VDD_CORE
44	Ref_OUT	Output	Reference output, CMOS
46	Sync_OE	Input	Pulldown
			Synchronous output supports Ref_Out. View Table 3 for details.
EPAD	EPAD	gnd	Ground pins.